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PREFACE
The primary objective of the work described herein was to evaluate the merits
of a proposed, more cost effective method of microcircuit screening. 	 The screening
method evaluated incorporated high temperature (473°K to 573°K) accelerated life	 !
test techniques.	 A Texas Instruments' 5400, low power, triple-3 input NAND gate,
manufactured with a Titanium-Tungsten (Ti-W), Gold (Au) metallization system was
utilized as the test vehicle.	 Program objectives were achieved through detailed
initial	 device evaluations which led to the selection of a life test circuit suit-
able for safe microcircuit operation at junction temperatures up to 556°K, and a
series of 4000 hour high temperature life tests.	 Five life tests of devices at
junction temperatures between 477°K and 556°K were conducted to determine device
failure distributions, life acceleration factors and the relative effectiveness
of high temperature burn-in
 
versus MIL-M-38510, Class B burn-in and NASA 85M03766,
Class SM burn-in.
	
Results of the life tests indicated that a short (32 hour) burn-
in at an ambient temperature above 473°K is more effective for screening of surface
related failure mechanisms than either the M38510 or NASA 85M03766 burn-in methods.
Numerous design and/or manufacturing anomalies that are unique to the Ti-W, Au
metallization system were also detected. 	 Due to the nature and extent of these
anomalies, further study of the observed` failure mechanisms) and cause(s) is
recommended prior to use of microcircuits with Ti-W, Au metallization in long life/
high reliability applications.
The work described in this report was performed by the Parts Evaluation
Laboratory section of the McDonnell Douglas Astronautics Company - East (MDAC-E)
Engineering Reliability Department during the period between July 1973 and
December 1974.	 The basic work was performed for the National Aeronautics and
Space Administration, Goddard Space Flight Center under Contract Number NAS5-22233.
The NASA Technical Monitor is Mr. W. 	 Kagdis.	 Supplementary data reduction and
failure analysis activities described in the report, especially the study of gold
penetration failures-, were not charged to this contract.
Significant technical contributions were made by Messrs.	 Robert Clay,
f ^ Chester Densmore, Bruce Kirk, Ed Sisul, Morton Stitch and Robert Watson of the
MDAC-E Engineering Reliability Department;
The author would also like to thank Mr. Joseph Brauer, Dr. Robert Thomas,
Mr. Jack Bart and Mr, Clyde Lane of.the USAF Rome Air Development Center for their
assistance on this program.
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1.0 INTRODUCTION
Accelerated testing of microcircuits in the 473°K to 573°K temperature range
has been proposed as a more effective method of microcircuit screening than the
currently specified methods in MIL-M-38510 and NASA specification 85MO3766. To
evaluate the effectiveness of High Temperature Operating Tests (HTOT) as a micro-
circuit screening method, a series of 4000 hour high temperature life tests was
performed with Texas Instruments' 54L10 low power, TTL, NAND Gates manufactured
with a Ti-W, Au, Ti-W metallization system. Specific objectives of the life test
program were to obtain:
a), a high temperature screening method for the 54LIO microcircuit,
b) comparative life data on 54L1O microcircuits screened to:
o NASA/MSFC 85MO3766, Class SM requirements
o MIL-M-38510, Class B requirements, and	 -
o modified M38510, Class, B requirements where the 398°K burn-in is
replaced with a high temperature (473 0 K to 573°K) burn -in,
c) the failure distribution and failure accelerating factors associated with
5400 microcircuits
d) failure mechanism information that is unique to the Ti-W, Au, Ti-W
metallization system
	 a
2.0 PROGRAM DESCRIPTION	 +
i
The Accelerated Test Techniques for Microcircuits Program consisted of six
interrelated test phases as depicted in Figure 1. Major test objectives were
achieved from the series of 4000 hour high temperature life tests conducted during
Phases C and E. However, the evaluations and tests performed during Phase B to
establish nondestructive electrical and thermal life test conditions were a neces-
sary prerequisite to the Phase C and E testing.
To evaluate the effects of different processing/screening requirements,
devices were 'procured from Texas Instruments during Phase A to the following speci-
fication requirements:
PART ,NO.	 SPECIFICATIOfJ
SN54L10T	 Commercial Product
SNM54LIOT	 M38510/20-03, Class B, less burn-in
SNC54L1OT	 M38510/20-03, Class B
SM54LlOF1	 NASA 85M03766, Class SM
The allocation of devices, by part number, to each of the tests conducted during;
the program, and the interrelationships of the various tests are shown in Figure 2.
The primary purpose of each test is listed in Table 1.
All devices were initially tested at 298°K prior to performing any other tests
or evaluations. Devices' intended for the Phase E, Screening Comparison Test, were
al so electrically tested at 398"K and 218 0 K. Prior to performing the Phase C and
E life tests, preliminary studies were performed in Phase B to obtain baseline
1	 any
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TEST 'PHASE TEST IDENTIFICATION PRIMARY PURPOSE
B, C,
	 D, E Initial Electrical Tests Provide baseline parameter information on delivered
3 devices.
CB, C, D, E Interim/Final Electrical Tests Verify operating condition of devices on test
B Device Construction Analysis Provide baseline information for high temperature 
test circuit evaluation and device failure analysis.
a	 ^
Q
B High Temperature Test Circuit Establish a high temperature life test circuit that
,. Evaluation is nondestructive to devices under test. 	 Also
provide information for device thermal characteriza-
' ti or..
B Formal Step-Stress Provide: data for determination of HTOT and Screening
Comparison Test temperatures.
C HTOT Tests Provide data points for computing device accelera-
Subgroups #1 and #2 tion factors.
A Subgroup #3 Provide sufficient data to evaluate assumption that
the distribution of device failure times is log
0 normal.
D HTOT Burn-In Test Provide HTOT burned-in devices for the Screening
Comparison Test.
E Screening Comparison Test Evaluation of the effectiveness of HTOT screening
D vs. M38510, Class B screening, vs. 85MO3766,
y
Class SM screening.
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information on device construction, thermal characteristics, and to establish a
nondestructive life test circuit. A formal step-stress test with twenty of the
SNM54LlOT devices was also performed as a final check of the circuit selected and
to provide information necessary to select the Phase C life test temperatures.
Based on the results of the step stress test, Phase C life test temperatures of
473°K, 498°K and 523°K were selected, and the Phase C, HTOT tests commenced. These
r
	
	
tests consisted of two subgroups of 35 devices at ambient temperatures of 498°K and
523 0 K. A third subgroup of 70 devices was also tested at 473°K. Each subgroup was
tested for 4000 hours. Interim Electrical Tests at 298°K were performed periodi-
cally on the devices in each subgroup after cool down with bias applied.
Upon completion of 192 test hours, the available data was analyzed to select
an appropriate burn-'in time and temperature for the Phase D_ MOT Burn -in Test.
Seventy three SNM54LIOT devices were burned-in for thirty two hours at an ambient
temperature of 498°K to obtain 50good devices (Subgroup E1) for the Phase E
Screening Comparison Test. The other Phase E subgroups consisted of 50 SNC54LIOT
devices (Subgroup E2) and 50 SM54LIOFI devices (Subgroup E3). Each subgroup was
tested at an ambient temperature of 513°K for 4000 hours.
2.1 Device Electrical Tests
Device Electrical Tests were comprised of a combination of selected sets of
M38510, Group A tests and 85MO3766-010 tests. The sets of tests are categorized
as Initial, Interim and Final. Initial tests were performed prior to placing
devices in test subgroups and consisted of the DC parameter measurements shown in
Table 2. The Interim tests shown in Table 3 were performed on a scheduled basis
during the 4000 hour life tests to verify device operating condition. All Interim
Tests were performed at 2980 K after cool down under bias at the following intervals:
TEST GROUP	 INTERIM ELECTRICAL TEST SCHEDULE
HTOT #1, HTOT #2	 4, 8, 16, 32, 64, 128, 256, 512, 1000, and 2500 hours
and Screening
Comparison Tests
Log _Normal
	 4, 8, 16, 32, 48, 64, 96, 128, 192, 256,384, 512
Verification Test	 768, 1000, 1500, 2000, and 3000 hours
At the conclusion of Step-Stress Tests and Life Tests, surviving devices were sub-
jected to the Final'' Electrical Test which consisted of the same electrical parameter
tests as the Initial Electrical Test.
A device was considered to be failed if any of its electrical parameters exceed
the limits specified in Tables 2 or 3.
3.0 PROGRAM RESULTS
3.1 Phase B - Device Evaluations
The series of device evaluations and tests performed in preparation for the
series—of 4000 hour HTOT and Screening Comparison Tests is shown in Figure 3. Most
of '.he device evaluations were performed with commercial grade and M38510, Class B,
less burn-in, devices. Since construction detaiis and electrical performance of
5
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0
SYMBOL
PIN
UNDER
TEST
TERMINAL CONDITIONS
(NOTES 1	 & 2)
LIMITS
MIN.	 MAX. UNITS
VOL 3 VIH1-1,2,14;VCCL-4;IOL-3;GND-11 11 0.3 VDC
VOL 5 VIHI-6.7.8;VCCL-4;IOL-5;Gf1D-11	 TTL 0.3 VDC
VOL 13 VIHI-9,10,12;VCCL-4;IOL-13;GND-ITLi 0.3 VDC
VOH 3 VIL1-1,VCCL-2.4.14;IOH-3;GNO-llil 2.4 VDC
VOH 3 VIL1-2;VCCL-1,4,14;IOH-3;GtID-11 T 2.4 VDC
VOH 3 VIL1-14;VCCL-1,2,4;IOH-3;GND-11 2.4 VOC
VOH 5 VIL1-6;VCCL-4,7,8;IOH-5;GND-11I1- 2.4 VDC
VOH 5 VIL1-7;VCCL-4,6,8;IOH-5;GtID-11 TL 2.4 V DC
VOH 5 VIL1-8;VCCL-4,6,7;IOH-5;GI1D-11 lL 2.4 VDC
VOH 13 VIL1-9;VCCL-4,10,12:IOH-13;GN0-11 (1 2.4 VDC
VOH 13 VIL1-10;VCCL-4.9,12;IOH-13;GND-11 TL 2.4 VDC
VOH 13 VIL1-12;VCCL-4,9,10;IOH-13;GtID-11 L 2.4 VDC
VJO 3 VIL2-1;VCCL-2.14;VCC-4;GfID-11 L 3.2 VDC
VOO 5 VIL2-6;VCCL-7.8;VCC-4;GND-11	 11 3.2 VDC
V00 13 VIL2-9;VCCL-10,12;'+CC-4;GND-I^l 3.2 V 
IDS 3 VCCH-4;GNO-1.2.3.11,14 -3 -15 mA
IOS 5 VCCH-4;GND-5,6.7,8,11 -3 -15 mA
IOS 13 VCCH-4;GND-9,10,11,12.13 -3 -15 mA
IIH1 1 VIH2-1,VCCH-4;GND-2,11,14,6.7.8.9,10,12 0.01 mA
IIH2 1 VCCH-1,4;GND-2.11,14,6,7,8.9.10,12 0.1 mA
IIH1 2 VIH2-2;VCCH-4;GND-1,11.14.6,7,8.9,10,12 0.01 mA
IIH2 2 VCCH-2,4;GtID-1.11,14,6,7,8.9.10,12 0.1 mA
IIH1 14 VIH2-14;VCCH-4;GND-1,2,11.6,7,8.9,10,12 0.01 mA
IIH2 14 VCCH-4,14;GND-1,2,11,6.7,8,9,10,12 0.1 mA
IIH1 6 VIH2-6;VCCH-4;GND-7,8,11.1.2,14,9,10.12 0.01 mA
IIH2 6 VCCH-4,6;GND-7,8,11,1,2,14,9,10,12 0.1 mA
IIH1 7 VIH2-7;VCCH-4;GfID-6,8.11.1,2.14,9.10,12 0.01 mA
IIH2 7 VCCH-4,7;GND-6.8,11,1.2.14.9.10.12 0.1 mA
IIH1 8 VIH2-8;VCCH-4;GtID-6.7.11,1,2,14,9,10,12 0.01 mA
IIH2 8 VCCH-4,8;GND-6.1,11.1,2,14.9.10,12 0.1 mA
IIHI 9 VIH2-9;VCCH-4;GND-10,11,12.1,2,14.6,1,8 0.01 mA
IIH2 9 VCCH-4,9;GND-10.11.12.1,2.14,6,7,8 6.1 mA
IIH1 10 VIH2-10;VCCH-4;GND-9.11.12,1,2.14.6,7,8 0.01 mA
IIH2 10 VCCH-4.10;GND-9.11,12.1.2.14,6,7,8 0.1 mA
IIH1 12 VIH2-12;VCCH-4;GtID-9,10,11,1,2.14,6.7.8 0.01 mA
IIH2 12 VCCH-4,12;UID-9.10,11.1,2.14,6.7,8 0.1 mA
IIL 1 VIL2-1;VCCL-2,14;VCCH-4;GND-11 A -0.18 mA
IIL 2 VIL2-2;VCCL-1,14;VCCH-4;GYD-11 -0.18 mA
IIL 14 VIL2-14;VCCL-1,2;VCCH-4;GND-11 L -0.18 mA
IIL 6 VIL2-6;VCCL-7.8;VCCH-4;GND-11 L1 -0.18 -0.18 mA
IIL 7 VIL2-7;VCCL-6,8;VCCH-4;GND-il1 -0.18 mA
IIL
IIL
8
9
VIL2-8;VCCL-6.7;VCCH-4;GND-11
VIL2-9;VCCL-10,12;VCCH-4;GND-1T 1
-0.18
-0.18
mA
mA
IIL 10 VIL2-10;VCCL-9.12;VCCH-4;GIID-11 T -0.18 mA
IIL 12 VIL2-12;VCCL-9,10;VCCH-4;GNO-11 -0.18 mA
IPD 4 VCC-1,2,6,7,8,9,10.12.14:VCCH-4;GND-11 1.53 mA
IMAX 4 VCCH-4;GND-1.2,6.7.8.9,10.11.12.14 0.6 mA
NOTES:
1.	 ALL. UNUSED INPUTS MUST BE CONNECTED TO LOGIC "1" VOLTAGE
2.	 SYMBOLS
IOL	 2.OmA	 VCCH	 5.5VDC	 VIH2	 2.4VDC
IOH	 -O.1mA	 VCCL	 4.5VDC	 VILI	 0.7VDC
VCC	 5.OVDC	 VIHI	 2.OVDC
	
VIL2	 0.3VDC
e
1Q,^^t  p^  pAGL4'
	
TABLE 2. INITIAL AND FINAL ELECTRICAL MEASUREMENTS
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SYMBOL
PIN
UNDER
TERMINA. CONDITIONS LIMITS
UNITS
MIN. MAX.TEST
(NOTES 1 A 2)
VOL 3 VIH1-1,2,14;VCCL-4;IOL-3;GND-11 0.3 VDC
VOL 5 VIH1-6,7,8;VCCL-4;IOL-5;GND-11 11 0.3 VDC
VOL 13 VIH1-9,10,12;VCCL-4;IOL-13;GNU-11 L1 0.3 VDC
VOH 3 VIL1-1;VCCL-2,4,14;IOH-3;GND-11 'j 2.4 VDC
VOH 5 VUK1-6;VCCL-4,7,8;I011-5;GNO-11-1 2.4 VDC
VOH 13 VIL1-9;VCCL-4,10,12;IOH-13;GNO-tI o 2.4 VDC
IOS 3 VCCH-4;GND-1,2,3,11,14 -3 -15 mA
IDS 5 VCCH-4;GND-5,6,7,8,11 -3 -15 mA
IDS 13 VCCH-4;GND-9,10,11,12,13 -3 -15 mA
IIH1 1 VIH2-1;VCCH-4;GND-2,11,14,6,7,8,9,10,12 0.01 mA
IIH1 2 VIH2-2;VCCH-4;GND-1,11-14,6,7,8,9,10,12 0.01 mA
I1,10 14 VIH2-14;VCCH-4;Gt1D-1,2,11,6,7,6,9,10,12 0.01 mA
IIH1 6 VIH2-6;VCCH-4;GND-7,8,11,1,2,14,9,10,12 0.01 mA
IIH1 7 VIH2-7;VCCH-4;GND-6,8,11,1,2,14,9,10,12 0.01 mA
IIH1 8 VIH2-8;VCCH-4;GND-6,7,11,1,2,14,9,10,12 0.01 mA
IIH1 9 VIH2-9;VCCH-4;GND-10,11,12,1,2,14,6,7,8 0.01 mA
IIH1 10 VIH2-10;VCCH-4;GND-9,11,12,1,2,14,6,7,8 0.01 mA
IIH1 12 VIH2-12;VCCH-4;GNO-9,10,11,1,2,14,6,7,8 0.01 mA
IIL 1 VIL2-1;VCCL-2,14;VCCH-4;GNO-11 L1 -0.18 mA
IIL 2 VIL2-2;VCCL-1,14;VCCH-4;GND-11
	 1yL -0.18 mA
IIL 14 VIL2-14;VCCL-1,2;VCCH-4;GND-11 L -0.18 mA
IIL 6 VIL2-6;VCCL-7,8;VCCH-4;GND-11 -0.13 mA	 j
IIL 7 VIL2-7;VCCL-6,8;VCCH-4;GND-111 -0.18 mA
IIL 8 VIL2-8;VCCL-6,7;VCCH-4;GND-11 i
-0.18 mA
IIL 9 VIL2-9;VCCL-10,12;VCCH-4;GND-1T L
-0.18 mA
IIL 10 VIL2-IO;VCCL-9.12;VCCH-4;GN0-11	 1
-0.18 mA
IIL 12 VIL2-12,VCCL-9,10;VCCH-4;Gr4D-11 Ll
-0.18 mA
IPD 4 VCC-1,2,6,7,8,9,10,12,14;VCCH-4;GND-11 1.53 mA
IMAX 4 VCCH-4;GND-1,2,6,7,8,9,10,11,12,14 0.6 mA
NOTES:
1.	 ALL UNUSED INPUT MUST BE CONNECTED TO LOGIC 1" VOLTAGE
2.	 SYMBOLS
IOL
	
2.OmA	 VCCH	 5.5VDC	 VI112
	 2.4VDC
IOH	 -O.1mA	 VCCL	 4.5VDC	 VIL1	 O.1VDC
VCC	 5.OVDC	 VIH1	 2.OVDC	 VIL2	 0.3VDC
TABLE 3. INTERIM ELECTRICAL MEASUREMENTS
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all devices should be identical, only those analyses were performed that were
necessary to verify that the M38510, Class B and 85M03766, Class SM, devices were
F the same as the M38510, Class B, less burn-in, devices.
3.1.1	 Microcircuit Construction Analysis - A detailed examination of both the
external and- internall features of the microcircuit was performed to detect design y
and construction details that could affect the life test results, and to facilitate
` subsequent failure analysis activities.	 Significant device construction features,
including the Ti-W, Au, Ti -W metallization system, are shown in Figures 4 and 5.
The complete construction analysis is contained in Appendix A. 	 No construction
features or anomalies were noted that would have a significant impact upon the
evaluation of life test results: j
3.1.2	 High Temperature Test Circuit Evaluation - The initial selection of electri-
cal bias conditions resulted from an evaluation of device performance in various
candidate bias circuits at temperatures between 473°K and 533°K. 	 Candidate bias
circuits were evaluated in accordance with the following criteria;
a)	 Maximum rated voltage is maintained across the device over the temperature
range.
b)	 Total device current is minimized over the temperature range.
c)	 A consistent set of internal device voltage conditions is maintained over
the temperature range, i.e., device state does not change.
d)	 The maximum number of microcircuit junctions are reverse biased, and
e)	 The number of biasing resistors and power supplies is minimal.
The actual testing of microcircuits in the candidate circuits was performed in a
test set-up similar to the one shown in Figure 6. 	 Two devices, were placed in a
candidate circuit, and total device Current and output voltage measurements were
made at 298°K, 473°K, and several other temperatures between 473'K and 533°K.
Forty-five _minutes was allowed for the devices to reach thermal equilibrium before'
making the electrical measurements.
3.1.2.1	 Candidate Circuit Evaluation Results - Three candidate circuits	 (A, B & C)
were selected for evaluation. 	 All circuits were operated with o en circuit outputs
and a 100 ohm current limiting resistor in the "power supply	 line.	 The inputs
of each gate were connected as follows:
w! Circuit A - two inputs connected to the Vcc terminal and one input grounded.
F Circuit B - all	 inputs connected to the Vcc terminal.
Circuit C - all
	
inputs grounded.
The results of testing commercial SN54L10T devices i'n the three candidate circuits
at temperatures' between 298°K and 513°K are shown in Figure 7.	 Circuits R and C t
exhibited a change from the high state to the low state between 473 0 K and 5130K,
` thereby, making them undesirable as lifetest circuits. 	 Devices in 'Circuit B
exhibited a stable low output voltage state through the temperature range. 	 Device
current was increasing rapidly above 493°K in Circuit B, but was less than the =.r	
a
9'
MC®ONNEALL ®OlJGLAS ASYNONAUYICS COMPANY m EAST
s
A. EXTERNAL CONSTRUCTION
0
vcc (4)
SL
14
1^3
23
D
2
D
N
y
INPUTS
Nj It	
-
diou
r
C. DIE TOPOGRAPHY
^	 6
7	 B
OUTPUT	 8
9
10	 C	 13	 ^o
12	 A o
L DD ^
C K
GND (11)	 vn
Lo
LIM
m
D. FUNCTIONAL SCHEMATIC
GOLD PLATED KOVAR	
SOLDER SEALCASF AND 1-ID -\	 r
THERMOCOMPRESSION
WEDGE BOND
GLASS 10
METAL SEAL
GOLD PLATED
KOVAR LEAD FRAME
GOLD PLATED
KOVAR LEADS
GOLD
EUTECTIC
DIE ATTACH
BALL
F—
 THERMOCOMPRESSION BOND Cm)
m
s	 D
I	 m
SILICON CHIP
z
Q
i	 m
.001" GOLD LEADS T
0
i
B. INTERNAL CONSTRUCTION 	 n
m
0
57
C
''^
^
V!
A.-
FIGURE 4 - SN54LIOT MICROCIRCUIT, TEXAS INSTRUMENTS

REPORT MDC E1208
24 JANUARY 1975ACCELERATED TEST TECHNIQUES FOR MICROCIRCUITS
FIGURE 6. TYPICAL BIAS CIRCUIT EVALUATION SET-UP
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( device current in either Circuit A or C at the same temperature.
	
The 'number of
-'' reverse biased junctions in Circuit B is also greater than in the other two circuits._
Thus, Circuit B, with one modification, was tentatively selected as the test cir-
cuit for subsequent life testing.
The modification of Circuit B consisted of reducing the value of the current
limiting resistor from 100 ohms to 50 ohms.	 Variations in device voltage are
f reduced with the modified circuit as a result of the reduced voltage drop across
the current limiting resistor. 	 The performance of commercial devices in the
modified Circuit B when operated in the ovens intended for life testing is shown
- in Figure 8 . 	 Device current is higher than previously observed in the evaluation
of Circuit B, but this is attributed to the use of ovens which circulate air at
half the velocity of the air circulation in the oven used for the prior Circuit B
evaluation,
	
Device heat losses due to the reduction in forced air convection
cooling are therefore less, and junction temperatures are higher as a result of
internal , device heating.
	 Device 'current is also extremely sensitive to device
voltage at ambient temperature above 503°K.
	 This sensitivity is clearly seen in
the family of Vcc - Icc curves shown in Figure 9.
	 It is also evident from Figure 9
that maximum rated voltage can not be maintained across the device above 503°K.
Thus,	 life test temperatures must be maintained below 503°K if the 5.5 VDC maximum
recommended operating voltage is to be maintained across the device.
	 Ambient tem-
peratures up to 533°K could be utilized with 3.5 VDC maintained across devices.
The 70 to 80 ma of device current at 533°K with 3.5 VDC across the device is
excessive for
 an aluminum metallization system due to the rapid acceleration of
electromigration failures.
	 However, electromigration failures were not expected to
be a problem with the Ti-W, Au, Ti-W metallization system, since the rate of
electromigration of gold is several orders of magnitude lower than aluminum Ell.
Thus, on the basis of device performance, ambient temperatures up to 533°K with an
` applied voltage of 3.5 VDC could be utilized as life test conditions.
	 If the
applied voltage is to be maintained at 5.5 VDC, ambient temperatures must be
limited to 503°K.
	 The decision to operate devices at the higher test temperatures
with less than maximum rated voltage is discussed subsequent to the presentation of
	 r'
device thermal characteristicsand step stress test results.
3.1.3	 Thermal Characterization - Having established a tentative bias circuit
design, an evaluation of device thermal characteristics was performed to determine
the microcircuit junction temperatures that could be expected at the life test con-
ditions.
	 Infrared (IR) microscanning techniques were eniployed to study microcircuit
chip temperatures and thermal gradients across the chip ;surface.
	 Bias conditions
established by the selected life test circuit were applied to the device during
these studies.
	 The devices were operated in specially constructed "micro-ovens" at
temperatures above 493'K during the course of making IR'measurements.
	 However, the
device mounting method and ambient air velocity existing in the actual life test
chamber could not be duplicated with the "micro-ovens".
	 Consequently, thermal
resistance values were derived from MIL-STD-883 type electrical measurements _made
with the devices mounted in the normal manner in the life test chamber.
	 Measure-
ments were made at _ambient temperatures above 473 0 K with the bias conditions
<<	 iestablished by,-the-selected life test circuit..
F 3.1.3.1	 Infrared Evaluation -`Infrared evaluations of the surface; temperature of
' one	 (1) SNM54L1O chip were performed using the Barnes RM-50 Infrared Microscanner
and.a specially constructed "micro-oven"
	 The test set-up used for the infrared
evaluation is shown in Figure 10. 	 Thermal maps of the chip surface were constructed
,z
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from data taken while the microcircuit was operated in the "micro-oven" at tempera-
tures between 473°K and 533°K. These maps are presented in 'Figures 11 through 15.
Note that the surface temperature is fairly uniform. The maximum temperature
difference between any two points on the chip surface is only 5°K. Thus, no
junction within the device should be more prone to failure then any others.
3.1.3.2 Thermal 'Resistance Measurements - Device thermal resistance was established
from a sample of three SNM54LIOT microcircuits. The sample devices were tested at
ambient temperature; of 473°K, 513°K and 523°K while operated in the selected life
test circuit. The t^ armal resistance between junction and ambient (eJA) was calcu-
lated from the test data using a method similar to MIL-STD-883, Method 1012, Test
Condition C, as follows:
T _ T
8JA - -d-
P
— A	 (1)
J
where:
Td = device junction temperature,
TA = Ambient temperature in the vicinity of the device, and
Pj = the power being dissipated in the device.
For the above equation, Tqq and Tj were obtained by measuring the forward voltage of
a substrate diode in the device under test and calculating TA and Tj as follows:
TA = A + B ( V F ) + C ( VF )2	 (2)
0	 O
and,
TJ 
= A + B 
(V F
) + C (VF ) 2 	 (3)
P	 P 3
Where:
VF	 Forward voltage of unpowered devices under test, andQ	 a
VFp	 Forward voltage of powered devices under test.
The coefficients A, B and C were obtained as a'result of a linear regression analysis
of the oven ambient temperature (TO), and the unpowered forward voltage of the
device under test (VFO ). The oven temperature (TO) was 'measured with a, small
thermocouple in the vicinity of the part and the reference junction in an ice bath
at 0°C. Calculating both TA and Td from a second order 'polynominal, in VF compen-
sates for the nonl i neari ty in the Ti = FOP) function observed for Ti > 448"K and
removes small errors in the temperature/voltage function that would exist if TA were
derived from the thermocouple directly.
The electrical and environmental conditions during the time forward, voltage
measurements were being performed was almost identical to the anticipated life test
conditions. The only difference during thermal resistance testing is that the
device is operated in a pulsed mode with the Thermal Resistance Tester shown in
Figure 16. ' A summary of test results (averaged for three devices) is presented in
Table 4.
18	 ^
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FIGURE 12. THERMAL MAP AT 492°K
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i
3.1.4 Step-Stress Tests - Both Preliminary and Formal Step-Stress Tests were per-
formed with devices i n the selected li fe test circuit. Figure 17 shows the testing
sequence used during the step stress tests. The Preliminary Step-Stress Test was
performed with five (5) commercial samples to evaluate the effects of longer
exposure to temperatures above 473°K than were experienced during the bias circuit
evaluation tests. No failures were observed during this test. A Formal Step-Stress
test was performed with twenty SNM54LIOT devices from the lot intended for life
testing to select the HTOT life  test temperatures. A summary of ` the Formal Step
Stress TI-st is shown in Figure 18. Fifteen device failures were detected during
the pos t 473"K step electrical tests. All fifteen failed devices exhibited out of
tolerance VOL readings due to a channel in the N-epitaxial collector region	 i
between the base of the input transistor and the substrate. Two additional device
failures were 'noted during the post 513°K step electrical tests, but subsequent
retest of these devices did not verify the failed condition.
A complete failure analysis summary is contained in Appendix B. j	 _	
l
3.1.5 Selection of Life Test Conditions - Evaluation of the results from step
stress tests, circuit evaluation tests and device thermal studies led to the
selection of test conditions shown in Table 5. These tests and studies indicated
that ambient temperatures up to 523 °K are nondestructive provided the device
voltage is maintained below 3.5 VDC. The step stress tests also indicated that
thermal stresses above 473 0 K are necessary to obtain sufficient failure distribution
data for non-contaminated devices within the 4000 hour test period. From the
results of the Formal Step Stress Test, it would appear that 75% of the devices
designated for life testing are contaminated and will fail wi thin the first sixteen
hours of test at 473°K. However, since four different lot numbers were identified`
in the shipment of SNM54LIO devices, it was suspected that most of the parts sub-
jected to the Formal Step Stress Test were from a single lot of contaminated
devices. A special high temperature test of ten devices selected at random from
the total shipment of devices, tended to verify that only one lot was contaminated.
Only two devices failed after 30 hours of test at 473 0 K and no further failures
were noted after an additional 32 hours of test at 523°K. Unfortunately, device
traceability to a specific lot number was not maintained, and it could not be
determined if the two failed devices from the special test and the devices from
the Formal Step Stress Test were from the same lot. Nevertheless, it was felt that
an excessive number of device failures would not be experienced i n any Phase 'C test
subgroup, provided devices for each were selected at random from the total device
`shipment.
Thus, ambient temperatures of 473°K, 498°K and 523°K were selected for the
Phase C life tests to provide the maximum safe accelerating stress. It was recog-
nized that devices from the contaminated lot would fail quite early in the life	 j
! tests, but .that the selected stresses are necessary to obtai n the failure distribu-
tion of devices from non-contaminated lots. Selection of the 'test 'conditions for
the Burn-In and Screening Comparison Tests i n the previously mentioned Table 5 were
based on Phase C test resultsp'	
py
a
3.2 Phase C - High Temperature Operating Tests (HTOT)
E
Three 4000 hour high temperature life tests were conducted with ;.^NM54L10T
rrt	 devices to: a) evaluate the assumption of a Tog normal failure distribution, b)
s	 determine the device life-temperature acceleration factor(s), and c) select the
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time and temperature for the Phase D burn-in test. The life tests consisted of
two subgroups of 35 devices each at ambient temperature of 498°K (HTOT #1) and
521°K (RIOT #2) plus a third subgroup of 70 devices at 473°K (HTOT #3). Applied
electrical stresses were as previously stated in Table 5. All life testing was
conducted in the test facility shown in Figure 19. The cumulative numbers of
device failures ob;>erved at each electrical measurement time, and categorized by
failure mode are shown in Table 6. Three distinct failure modes were observed
during the test. Analysis of failed devices (Appendix B) indicated that out of
the total of '140 devices tested only one device in subgroup HTOT #3 failed
catastrophically. This occurred :at 96 hours as a result of an internal lead'
shorting to the case. All other device failures were the result of surface
instabilities or penetration of the gold metallization into emitter junctions via
microcracks in the Ti-W barrier metal. A total of 42 devices or 30% of the 140
devices tented failed due to surface instability. 
	
All of the 'surface instability
failures occurred early in the program (32 hours or less) which correlates with the
earlier assumption of a single Tot of contaminated devices. Since no additional
surface related failures were noted after 32 hours of test•at the lowest ambient
temperature of 473°K, it was decided that 32 _hours at the higher 4980 K test tempera-
ture would be _a sound Phase D burn -in test.
A plot of the cumulative percentage failures versus time, excluding the one
device that failed due to an internal lead to case short, is shown in Figure 20.
Although there were'insuffcient data points to perform a meaningful goodness of
fit test to `evaluate the underlying failure distribution, the assumption of a log
normal distribution appears reasonable for both the surface related failures and
the failures due to gold penetration.
Based on the assumption that the overall failure distribution_ of each test
group may be represented by two log normal distributions, one with a short median
life (freak distribution) and onewith a long median life (main distribution), the
overall cumulative percentage of device failures was represented as follows:
a
P(t) T = Kf P(t) f + (l-Kf) P(t)m	 (1)
where:
P W T	 total cumulative percentage of device failures at time t
P(t)f cumulative percentage of failures at time t`expected from the freak
population of devices having a log normal failure distribution with
median life of and standard deviation of
P(t)m
	
	 cumulative percentage of failures at time t expected from the main
population of devices having a log normal failure distribution with
median life em and standard deviation dm
Kf	 = estimated percentage of device failures in the overall test group
that are from the freak population.
Using the average time.between electrical measurements as the best estimate of the
actual failure time and an iterative technique that minimized the average devia-
tion between the percentage of failures computed from equation (1) and the observed
cumulative failure percentage, values of ef, 6f, em.and am for each HTOT subgroup
were computed. The results of these computations are summarized in Table 7.
Detailed failure analysis coupled with data analysis revealed that the freak
population failures were predominantly surface related and that the main population
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TABLE 6. HTOT FAILURE SUMMARY
n
0
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a
m
FAILURE MODE DEFINITIONS
A - SURFACE INSTABILITY
B - GOLD PENETRATION
C - INTERNAL LEAD TO CASE SHORT
N mAL 9D ^
CD p9 n
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TEST HOURS CUMULATIVE FAILURES
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Since no devices in HTOT Groups #1 and #"t failed due to gold penetration in
4000 hours of test, an estimate of the main distribution median life could not be
made for these subgroups.
TABLE 7. SUMMARY OF HTOT FAILURE DISTRIZUTION PARAMETERS
TEST GROUP
Ti K  of of em Pm
HTOT #2 556°K 45.7/ 0.7 HRS. 0.8 970 HRS. 1.4
HTOT #1 505°K 20.0% 4.0 HRS. 0.8 - -
HTOT #3 4770`K 27.1% 11.5 HRS. 0.8 - -
Device life-temperature acceleration associated with the surface instability
failures or freak distribution was evaluated using an Arrhenius reaction rate model
as described by Peck [2]. The Arrhenius model related device median life to
junction temperature as follows:
e	 A exp [E A /KB
 T]	 (2)
where
e	 device-median life or time to 50% failure
A = an empirical constant
EA	 apparent activation energy (electron volts)
KB = Boltzman's constant (electron volts/°K)
	 '.
T	 junction temperature ( °K,)
The application of regression analysis techniques to the median life data previously
computed for the freak population observed in each HTOT subgroup resulted in an
apparent activation, energy of 0.83 electron volts, and a value for A of -17.8. A
graphical representation of these results is shown in Figure 21. Arrhenius model
couldparameters for the mai n population ^  not-be eval uated due to the lack of gold
penetration failures in HTOT Groups #1 and #3.
1
3.3 Phase D	 High Temperature Burn-In Test
	
I
The Phase D 32 hour burn-in of 73 SNM54LIOT devices at an ambient temperature
of 498'K was performed to provide 50 HTOT burned-in devices for the Phase E
Screening Comparison Test. The bias circuit configuration, test procedures and
facilities used for the burn-in test were identical to those described for the
Phase C life tests. Results of the burn-in test are shown in Table 8.
TABLE 8. BURN-IN TEST RESULTS
°I
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All devices failed due to surface instability as described in Appendix. B. An
additional six failures were detected in the post burn-in electrical tests at 3980K.
All six of these failed devices exhibited Imax values that exceeded the specifica-
tion limit as a result of surface instability.
Although the total percentage of failures (11%) in the burn -in test differs
from the percentage of failures (20%) at 32 hours in the comparable HTOT #1 life
test, the point in time that failures ceased to occur is identical in both tests.
No additional failures were noted in either the HTOT #1 test or the burn -in test
after 16 hours. Thus, the duration of the burn-in test appeared to be adequate to
eliminate all of the contaminated devices or freak population in the test group.
3.4 Phase E - Screening Comparison Test j
High temperature life tests were conducted for 4000 hours with 50 SNM54LlOT
-devices previously burned -in for 32 hours at 498°K (HTOT burn-in), 50 devices pre-
viously burned-in for 168 hours at 125% (M38510, Class B) and 50 devices previously
burned-in for 240 hours at 125% (85MO3766, Class SM) . The purpose of these tests
was to evaluate the relative effectiveness of the three screening methods. The
	
life test circuit, test_ procedures and facilities were identical to those described 	 j
for the Phase C life tests. However, an ambient test temperature of 513°K was
arbitrarily selected to provide failure data at.a temperature different than any of
the Phase C life test temperatures. The cumulative numbers of device failures
observed at each electrical measurement time, and categorized by failure mode are
shown in Table 9. As previously observed in the HTOT #2 test at 523°K,, two distinct
failure mechanisms were observed; surface instability and gold penetration into
emitter junctions. The total number of devices that failed as a result of each
mehcanism;is shown in Table 10 to aid in comparing the-effectiveness of the three
screening techniques.
	 t
TABLE 10. FAILURE MECHANISM SUMMARY
Since burn`-in is primarily effective in detecting surface related failures, it
is not unexpected that the 85M03766, Class SM screened devices experienced fewer
surface related failures than the M38510, Class B screened devices
	 Class SM devicesf	
are burned -in at 125 0 C for 240 hours whereas Class B devices _are burned in at 125%
N
	
	
for only 168 hours. However, the one surface related failure of an HTOT burned -in
device at 32 hours was unexpected, since no surface related failures had occurred in
the Phase C life tests after 16 hours of test at 498°K. Consequently, a; test error
or faulty test fixture was suspected. Examination of the failed device electrical
i
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TABLE 9. SCREENING COMPARISON TEST SUMMARY
TEST GROUP
QTY'
Tqq TJJ	 1 FAILURE CUMULATIVE NO./% FAILURES AT HOURS OF TEST
4 $ 1	 16 1 32 64 128 256;	 512	 1000 2500 4000& PART 110. °K °K	 MODE
SCREEN, COMP.	 #F 1 50 513 539 A 0 0 0 1 1 1 I T 1	 1 1 1
SN1154L10T, PLUS B 0 0 0 0 0 1 1 1	 6 16 21
HT.OT BURN-IN - TOTAL 0 0 0 1 1 2 2 2	 7 1; 22
CELL 5 % 0.0 0.0 0.0 2.0 2.0 4.0 4.0 4.0	 14.0 34.0 44.0
SCREEN, COMP.	 M2 50 513 539 A 1 3 3 3 3 3 3 3 3 3 3
SMC5400T, M38510 B 0 0 0 0 0 0 0 1 1 1 2
CLASS B- CELL 6 TOTAL 1 3 3 3 3 3 3 4 4 4 5
% 2.0 6.0 6.0 6.0 6.0 6.0 6.0 8.0 8.0 8.0 10.0
SCREEN COMP.	 #F 3 50 513 539 A 0 0 1 1 1 1 1 1 1 1	 1
SM54LIOFI - B 0 0 0 1 1 3 3 3 5 8	 9
851103766, TOTAL 0 0 1 2 2 3 4 4 6 9	 10
CLASS SM - CELL 7 % 0.0 0.0 2.0 4.0 4.0 (8.0, 8.0 8.0 12.0 18.0	 20.0
FAILURE MODE DEFINITIONS:
A - SURFACE INSTABILITY
B - GOLD PENETRATION
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1 parameter values throughout the burn-in test showed a progressive degradation of
Input High Current (IIH)- up to the 16 hour readout. 	 At the next readout (32 hours)
IIH had recovered to approximately its _initial value. 	 This recovery is indicative
of a surface related failure annealing as the result of an unpowered high tempera-
ture bake.	 Inspection of the test records showed that test sockets had to be
changed for this device at the 32 hour readout due to an open solder joint. 	 There-
fore, since this particular device was installed in a test socket with an open
solder joint during the burn-in period between the 16 and 32 hour readouts, it is
concluded that the one surface related_ failure of an HTOT burned-in device is not a
legitimate Screening Comparison Test failure.
To evaluate the potential effect of the various burn-in times and temperatures
upon failures due to gold penetration, the time-temperature relationship of the gold 1
penetration mechanism was examined. 	 Using the techniques previously described and
the failure data from both the Phase C-and Phase E tests of SNM54LIOT devices,
resulted in the Arrhenius acceleration mode l shown in Figure 22.	 The Arrhenius
acceleration model previously derived for the surface instability mechanism (freak
i population) is also shown for comparison. 	 Note that the differing burn-in conditions
would result in a marked difference in the percentages of freak devices detected,
even at 125°C, due to the low activation energy (0.8 ev).	 However, the effect of
the different burn-in conditions upon the number of gold penetration failures (main
population) is negligible due to the higher activation energy (2.0 ev).	 The equiva-
lent burn-in times for the gold penetration mechanism at the Phase E test temperature
for each of the three burn-in conditions differ by less than one hour.	 Thus, the
different burn-in conditions should not have affected the percentage of gold pene-
tration  fail ures observed in each cell of the Screening Comparison Test.
Gold penetration into the silicon can occur when the barrier metal, Ti-W in
this case, is compromised. 	 Proper controls on both the coverage and thickness of
the barrier metal is critical	 for obtaining long life high reliability gold-metalized
j; devices'.	 It is suggested that the gold penetration failures were caused by either
voids due to etching problems and/or microcracking of the barrier metal due to
either 'design or processes weaknesses.- In addition, a hypothesis for the different
number of fai"lures experienced by each test group is based on the distribution of
device data codes in the various test cells, and an assumption that more compre-
hensive process controls were added or ''a device process or design change was made
somewhere within the range of date codes tested. 	 The following is a list of device
types, date codes and the number of gold penetration failures traced to each date
code. 1
FAILURES
DEVICE TYPE	 DATE CODE	 NO. DEVICES	 NUMBER	 PERCENT
85MO3766	 Class Sm	 7305	 -13	 9	 69
7348	 37	 0	 0
M38510, Class B	 7346	 - 50	 2	 4 a
M38510, Class B	 73411	 50	 21	 42
plus HTOT burn-in
	
7345
Note that almost 70% of the devices date coded 7305 failed and that no devices with
_. date code 7348 failed.	 Only four percent of the devices with a 7346 date code
failed.	 Forty two percent of the devices with date codes 7341 or 7345 failed, but
no records were kept to determine the percentage of failures within each date code.
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4.0 CORRELATIONS AND CONCLUSIONS
Accelerated testing of microci rcuits at temperatures between 473°K and 573°K
has been shown to be an effective method of screening microcircuits for surface
related failure mechanisms. Accelerated tests of 541_10 microcircuits consistently
showed that a contaminated portion (freak population) of microcircuits could be
screened from the total population of devices in thirty two hours of test at
ambient temperatures above 473°K. Equivalent screening at 398°K would require in
excess of 1500 hours of test. The relationship of screening time and temperature
required to remove all of the freak population is illustrated by the isometric graph
of device failure frequency shown i n Figure 23. Since it was assumed that the mai n`
population of devices would fail due to gold penetration into emitter junctions via
microcracks in the Ti-W barrier metal, screening for this failure mechanism is not
practical	 The gold penetration mechanism is apparently due to a device design and/
or manufacturing deficiency and should be corrected by the manufacturer. However, 	 3
as shown in the previous figure 23, the -gold penetration mechanism may not be a
I	 serious reliability hazard at temperatures below 398°K due to the high activation
energy (2.0 ev) of this mechanism. The presence of microcracks-in the Ti-W
barrier metal and subsequent penetration of gold does restrict the maximum allowable
burn-in temperature. As may be seen from the previously mentioned Figure 23, ten
hours of screening at 556°K will eliminate the freak population, but will also
result in a significantly increased probability of fai l ure due to gold penetration
at the maximum normal use temperature of 398 0 K. Seventy-two hours of 'operation at
a junction temperature of 505°K will eliminate '99.9% of the freak population with
90% confidence, and does not result in a significantly increased probability of
failure due to gold penetration at normal use temperatures. Thus, 72 hours of 	 }
operation at an ambient temperature of 498°K ,(505 0 K junction temperature) is -
included in the recommended accelerated burn-in specification presented in Appendix
C. The calculated maximum failure rate [2] during the first 100,000 hours of
	 q
r	 operation at 398°K for devices burned-in at the recommended conditions is 2.2 X 10-14
failures per hour. For comparison, Table 11 shows calculated failure rates for non-
burned-in devices subjected to typical 398°K burn-ins. Note the marked improvement
in device failure rate resulting from complete removal of freak devices during the
HTOT burn-in.
a
TABLE 11. EFFECT OF BURN-IN ON DEVICE FAILURE RATE
MAXIMUM FAILURE RATE
BURN-IN IN FIRST 100,000 HOURS
CONDITION OF OPERATION
(FAILURES/HR_.)
Ti = 398°K Ti = 323°K
HTOT
72 HOURS AT TA = 498°K 2.2 X 10-14 6.7 X 10-17
NASA 85MO3766, CLASS SM 4.1 X 10-4 1.5 X 10-6`'
240 HOURS AT TA '= 3980K
MIL-M-38510, CLASS B 4.4 X 10-4 1.5 X 1076
168 HOURS A7 TA = 398°K
NO BURN-IN 4.6 X 10- 4 ' 1.5 X 10-6
40
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.'	 Except for the screening time restriction at temperatures approaching 573°K, ='
there was no evidence of detrimental effects due to device operation at junction
temperatures of 556°K. 	 Internal examination of devices surviving 4000 hours of
test indicated some evidence of gold electromigration and cracked quartz glassiva-
tion, primarily at junction temperature above 539 0 K.- However, no device failures
were attributed to either of these phenomenon.	 Further discussion of these
phenomena along with a discussion of discontinuities and voids noted in both Ti-W
metallization layers is presented in Appendix B.
Due to the number and types of design and/or processing anomalies noted with
the Ti-W, Au, Ti-W metallization system, further study of this metallization system
is recommended prior to its use in long life/high-reliability applications.
a
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1.	 IDENTIFICATION
a.	 Part	 Name:	 Triple	 3-Input	 Positive	 Nand Gate
b.	 Part	 Number:	 SN541-10T
c.	 Date	 Code:	 7341	 Serial	 No.:	 52
d.	 Package	 Type.	 Flat	 Pack	 Texas	 Instruments
2.	 PACKAGE	 CONDITION
a.	 Cracks,	 Chips,	 etc.:	 No	 cracks	 or	 chips
b.	 Adequate	 Packaging:	 Flat	 Pack	 carrier
., 3.	 PACKAGE	 CONSTRUCTION
' a.	 Material	 &	 Dimensions:	 .258	 X	 .151,	 Gold	 Plated	 Kovar
'I
-lid	 and	 case. t
b.-	 Lid	 Seal:	 Solder	 seal
c.	 Lead	 Type,	 Material	 and	 Plating:	 Gold	 plated	 Kovar
entire	 lead	 from case
to	 tip	 is	 gold plated.
'
4.-	 INTERNAL VISUAL EXAMINATION
a.,	 Contamination:	 None
b.	 Metallization:	 Three	 Layers:	 Top-TiW	 (except bond	 pads),
Middle-Au,	 Bottom-TiW
C.	 Pad	 Size:	 All	 pads	 are	 approximately	 the	 same size;	 .005	 sq.
d.	 Surface	 Protection:	 Glassivation.
e.	 Chip	 Mount:	 Gold eutectic	 scrub	 in.
f.	 Lead	 Frame:	 -Gold	 plated	 Kovar.
g.	 Wire:	 .00098	 Gold.
h.	 Bond	 at	 Chip:	 Ball	 Thermocompression	 bond approximately
.0026"	 dia,
F i.	 Bond	 at	 Post:	 Thermocompression wedge, bond 	 approximately
^. .0023" 	 X	 .0023".
j.	 Chip	 Dimension:	 .049"	 X	 .049
k.	 General	 Condition:	 Good.
sR
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SCHEMATIC IMPLEMENTATION
FIGURE A2. SCHEMATIC DIAGRAM
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PHOTOMICROGRAPH
FIGURE A4. DEVICE TOPOGRAPHY
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C	 ,'	 1 1.0 GENERAL
All 54LIO microcircuits that failed an Interim or Final Electrical Test during
Formal Step Stress Test, HTOT Life Tests, Burn-In or Screening Comparison Tests
were analyzed to determine the particular failure mechanism. The general analysis
j	 procedure was as follows:
a) Complete electrical retest to verify the failed condition.
b) Curve tracer tests to further isolate and identify the nature of the
failure.
c) Die level tests, via microprobes of a representative sample of devices
with similar failure symptoms to isolate the failure to a specific
junction(s).
d) Unpowered high temperature bakes as a final verification of a surface
instability mechanism.
e) Delidding'and routine microscopic examination of all failures to conf=i rm
the failure catagorizations,
A total of 116 failed devices were analyzed and categorized into three distinct
failure mechanisms. Surface instability was the mechanism responsible for 70
device failures and penetration of the gold metallization into emitter junctions
was responsible for 45 device failures. One device failed due to an internal lead
to case short. The details of the analyses leading to the determination of
failure mechanisms are presented in this Appendix.
j
Also presented is a brief discussion of the general condition of devices sur-
viving 4000 hours of high temperature testing. Parameter symbols, circuit symbols,
device pin numbers and life test subgroup identifications referred to in the dis-
cussion are as previously defined.
2.0 ANALYSIS -OF -FAILED DEVICES	
j
2.1 Surface Instability Failures
All devices that failed due to surface instability exhibited out of tolerance
values for one or more of the following parameters: VOL, I I111, I PD^ or I MAX . The
VOL failures were generally confined to thepin 3 and the pin 5 outputs. The IIH1
failures were confined to two of the three inputs of each gate, pins l and 2, pins
6 and 7, and pins 10 and 12. All failed parameters would recover upon subjecting
the parts to an unpowered bake, which is indicative of a surface instability
mechanism. Also, it was discovered that if a failed part were returned to test 	 i
(without' baking), it would recover by the next test period. Fine and gross leak
tests established that the devices were hermetic. Die level curve tracer tests of
	 z
a representative sample of eight devices established the mechanism responsible for 	 I
each failed parameter. <VOL failures were caused by excessive leakage current from
the base of the input transistor, Ql, to ground. This leakage current prevented Q2
and Q4 from conducting. Thus, the output was always latched high. The discrepant
transistors exhibited a channeled characteristic from base to substrate as shown in
	
Z'	 Figure Bl. The channel was attributed to inversion of the n-epitaxial collector;
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FIGURE B1. I-V CHARACTERISTIC FkOM THE
BASE OF THE Q1 TRANSISTORS (+)
TO THE SUBSTRATE (-).
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FIGURE B2. DIFFUSION PROFILE OF Q1 SHOWING
INDUCED CHANNEL
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i
c
region, as shown in Figure B2, due to the accumulation of a net negative charge in
or over a_passivation layer above the collector.
I IH1 failures were caused by an increase in the lateral parasitic (NPN) gain
between the Ql input emitter diffusions. This increased gain was attributed to
inversion of the p-type base region around the emitters as shown in 'Figure B3. The
r
	
	
inversion is due to the accumulation of a net positive charge in or over a passiva-
tion layer above the base. The inverted regions reduced the lateral base widths
causing the inter-emitter gain to increase.
Ipp and IMAX failures were caused by excessive leakage from the base of Q1
to ground and by excessive-leakage from the p-type resistor diffusions to ground.
The resistor to ground leakage was caused by inversion of the n-epitaxial resistor,
isolation tub due to the accumulation of a net negative charge.
Although the majority of devices exhibited only one type of parameter failure,
it was established that a net negative charge and a net positive charge had accumu-
lated over the collector and the base, respectively, of the Q1 transistors of each
failed device.
On the basis of failure symptoms, curve tracer tests and the effects of stabi -
lization bakes, it was concluded that seventy devices failed due to inversion of
the p-type base of Ql and/or inversion of an n-epitaxial region. A net negative
charge had accumulated over the collector and a net positivecharge has accumulated
over the base of the Q1 input transistors of each device. The charge accumulation=
could be explained in terms of a common mechanism and -cause by charge separation
due to the fringing field of the junctions. The emitter-base junctions and the 	 1
collector substrate junction of Ql were reverse biased during the high temperature
testing. Any mobile contaminant ions above the junctions would be separated by the
action of temperature and field, positive, ions gathering over the negatively biased
base, -negative ions gathering over the positively biased collector.
2.2 Failures Due to Gold Penetration
Device failures attributed to gold penetration into emitter junctions via
microcracks in the Ti-W barrier metal exhibited out of tolerance values for one or
more of the following' parameters: VOL, VOH, V00 , I IH1, I IH2, IIL- IPD, or I MAX-
The failures were not confined to any particular gates or pins
	
Some devices
failed only one parameter, while other devices failed every parameter. The failed
parameters did not recover after subjecting the pasts to an unpowered bake, indi-
cating a non-surface-related failure mechanism. In addition fine and gross leak
tests of failed devices indicated no loss of hermetici ty.
Internal examination of devices after delidding did not show any obvious cause'
for the failures. Consequently ;a special study was conducted to determine the
nature of the failure mechanism. The results of this study, which led to the con-
clusion that the failure mechanism is gold penetration into emitter junctions, is
contained in Appendix D.
2.3 Package Lead-To-Case Short Failure
	 =
One device exhibited excessive pin 6 input leakage after 96 hours at an ambient
temperature of 473°K due to a 1,6K ohm short between pin 6 and pin 11 (ground). The
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short was caused by contact between the pin 6 package lead and the bottom of the
case which is electrically tied to ground. The pin 6 lead had been misaligned or
accidently bent downward during assembly as shown in Figure B4. The point of con-
tact is beneath the meniscus of the glass seal
3.0 POST TEST OBSERVATIONS
In addition to the conditions previously described as the mechanisms resulting
in device failure,	 the following other anomalous conditions were noted:
a) Gold Electromigration - All of the 2500 hour and 4000 hour failures, 50/
of the'1000 hour failures, and a few 512 hour failures had developed gold-
colored whisker and flake growth at the emitter contact of the Q4 tran-
sistors as illustrated in Figure B5. 	 These emitters were forward biased
during the test, which indicates the growth isdue to gold electromigration.
Examination of twenty four 4000 hour survivors (5 or more from each test
temperature) established that the electromigration was confined exclusively
to the high temperature (513 and 523°K) tests. 	 There were no device fail-
ures due to gold electromigrati on.
b) Cracked Quartz Glassivation - All 4000 hour, 513°K or 523 0 K failures	 (and
survivors) examined contained cracks in the deposited quartz glassivation
as illustrated in Figure 66	 Examination of 4000 hour, 473'K and 498°K
survivors disclosed that some 498'K devices contained cracks in the
quartz, but the 473°K devices did not. 	 These findings indicate that the
cracks developed during the high temperature testing. 	 However, flawless
glassivation is not expected to craze at the 'life test stress levels.
Thus, the glassivation of these devices wasprobably inherently weak or
deficient.
C) Voiding In the Upper Ti-W Layer - Many devices contained voids in -the top
Ti -W metallization layer. 	 The most severe case is shown in Figure B7.
The voiding was probably caused by a manufacturing etching anomaly.
3
d) Discontinuities	 In The Lower Ti-W Barrier Layer - Anomalies in the lower
Ti-W' lay er were first observed as dimples or holes in the glassivation
where stripes passed over the oxide steps associated with p-type diffusions
as shown in ,Figure B8.	 Removal of the glass revealed tunnels or caves in
the stripes as shown in Figure B9.	 Removal of the top Ti-W layer and the
gold layer disclosed that the bottom Ti-W layer was discontinuous at the
oxide step as shown in Figure B10.	 The discontinuities were confined
almost exclusively to the surface instability failure which suggests that
the contaminant ions may have originated from residues trapped in the
tunnels.
1
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FIGURE B5. SEM PHOTO OF GOLD WHISKLR
AND FLAKE GROWTH PROTRUDING THROUGH THE
GLASSIVATION AT A Q4 EMITTER - 2500X
O
.;.,	 FIGURE B6. PHOTOMICkOGkANH SHUWING CRACKEDG	 GLASSIVATION - 250X
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FIGURE B7. PHOTOMICROGRAPH OF VOIDING
IN THE TOP Ti-W LAYER (WORST CASE) -
130X
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FIGURE 68. SEM PHOTO OF GLASSIVATION
DIMPLE AT AN OXIDE STEP - 5000X
cd
FIGURE B9. SEM PHOTO OF )ikIPE AFiLn
QUARTZ REMOVAL SHOWING TUNNEL.
-7000X
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FIGURE B10. PHOTOMICROGRAPH SHOWING
DISCONTINUITY IN LOWER Ti-W
LAYER - 785X.
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GENERAL
An accelerated burn -in specification for a family of 54L type microcircuits
manufactured with a Ti-W, Au metallization system is presented herein. The speci-
fication is based on the results of tests and evaluations performed on 54LIO micro-
circuits manufactured by Texas Instruments. Although it is believed that this
specification is generally applicable to other devices within the 54L family and
other manufactures, long term life characterization tests of other device types are
recommended prior to applying this specification to the overall family of 54L
devices. Additional life characterization tests should also be conducted if
design or processes changes are made. The burn-in temperature specified is the
maximum safe temperature that should be utilized to avoid the possibility of unduly
accelerating the failure times of main population devices. The specified 72 hour
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ACCELERATED BURN-IN TEST
1.0 PURPOSE
The accelerated burn-in test is performed for the purpose of screening or
eliminating marginal devices, those with inherent defects or defects resulting from
manufacturing aberrations which are evidenced as time and stress dependent failures.
In the absence of burn-in, these defective devices would be expected to result in
infant mortality or early lifetime failures under use conditions. Therefore, it is
the intent of this screen to stress microcircuits at high stress operating conditions
to reveal time and stress dependent failure modes; in a minimum amount of test time.
2.0 APPARATUS
Suitable sockets or other mounting means shall be provided to make firm
electrical contact to the terminals of devices under test in the specified circuit
configuration. The mounting means shall be so designed that they will not remove
internally-dissipated heat from the device by conduction, other than that removed
through the device terminals and the necessary electrical contacts, which shall be
maintained at or above the specified ambient temperature. The apparatus shall pro-
vide for maintaining the specified biases at the terminal of the device under test
and, when specified, monitoring of the input excitation. Power supplies and current-
setting resistors shall be capable of maintaining the specified operating conditions,
as minima, throughout the testing period with normal variations in their source
voltages, ambient temperatures, etc. The test equipment shall preferably be so
arranged that only natural-convection cooling of the devices occurs. When test con-
ditions result in significant power dissipation, the test apparatus shall be
arranged so as to result in the approximate average power dissipation for each
device whether devices are tested individually or in a group. The test circuits
need not compensate for normal variations in individual device Characteristics
but shall be arranged so that the existence of failed or abnormal (i.e., open,
short, etc.) devices in a group does not negate the effect of the test for other
devices in the group.
3.0 PROCEDURE
The microelectronic device shall be operated in a suitable bias circuit for
72 hours minimum at an ambient temperature of 498)K minimum. Since microcircuits
will generally not operate at 498'K as specified in their ,applicable- procurement
document, it is necessary that special attention be given to the choice of bias
circuits and conditions 	 Preliminary tests and eval uati ons shall be performed to
assure that important circuit areas are adequatelybiased, without damaging over'-
stress of other areas of the circuit. To properly select the accelerated test con-
ditions, an adequate sample of devices shall be exposed to the intended high tempera-
ture while measuring voltage(s) and current(s) at each device terminal to assure
that the applied electrical stresses do not induce damage. The applied voltage at
any or all terminal(s)`shall be equal to the maximum rated voltage at 398°K. If
necessary, with the specific approval of the procuring activity, the applied voltage
at any or all terminals) may be reduced to not less than 50% of the specified
value(s) when it is demonstrated that excessive current flow or power dissipation
would result from operation at the specified voltage(s). The selected bias circuit
shall be approved by the procuring activity prior to performing the burn-in test
with deliverable microcircuits.
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3.1 Measurements
Pre burn-in measurements, when specified, shall be conducted prior to applying
burn-in test conditions. Unless otherwise specified, post burn-in measurements
shall be completed within 8 hours after removal of the devices from the specified
burn-in test condition and shall include all 25°C DC parameter measurements, and
all parameters for which delta limits have been specified as interim (post burn-in)
electrical measurements. Delta limit acceptance when applicable shall be based on
this measurement within 8 hours. Devices shall be cooled to room temperature
prior to the removal of bias. All specified 25°C electrical measurements shall be
completed prior to any reheating of the devices.
3.1.1 Test Monitoring
	
The test setup shall be monitored at least initially and
at the conclusion of the test to establish that all devices are being stressed as
required for the specific test condition. Each device does not have to be checked
but sampling techniques may be used. Where failures occur which result in removal
of the required test stresses for any period of the required duration, the test
shall be continued to assure 'actual exposure for the total minimum specified
duration.
t
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1<G GENERAL
The results of an in depth study of 54L10 devices failing due to gold penetra-
tion into emitter junctions is ,presented in this Appendix. Since the magnitude of
this effort far exceeded the scope of the contractually specified failure analysis
activity, it was not charged to NASA Contract NAS 5-22233.
2.0 t=AI"URE SYMPTOMS
A total of 51 devices from life tests at ambient temperatures of 513°K and
523°K exhibited out of tolerance values for one or more of the following parameters:
VOL, VOH , VOC1, I IH1s I IH2! I IL, I PD ! or IMAX• The failures were not confined to
any particular gates or pins. Some devices failed only one parameter, while other
devices failed every parameter. The failed parameters did not recover after sub-
jecting the parts to an unpowered bake, indicating a non-surface- related failure
mechanism. In addition fine and gross leak tests of failed devices indicated no
loss of hermeti ci ty.
3.0 ANALYSIS RESULTS
Die level probing of a representative sample of six devices indicated degrada-
tion of one or more emitter-base junction in each device. Both the forward and
reverse characteristics of the junctions were degraded. The degree of degradation
ranged from saturating leakage to virtual short-circuits as shown in Figure Dl.
This degradation had two effects
a) Loss of do gai n - Due to the poor emitter-base forward characteristics,
j	 the affected transistors exhibited almost no gain and consequently would
not turn-on. Loss of gain in transistors Q2 or Q4 resulted in VOL failure.
Loss of gain in transistor Q3 resulted in VOH and V00 failure.
b) Excessive IEBO - Due to the poor reverse emitter-base characteristics,	 j
the affected transistors exhibited excessive emitter leakage. Excessive
emitter leakage(s) in Q1 resulted in high _device input current(s) which
resulted in I IH1, IIH2, III, , and occasionally, VOL failure.
The failure mechanism appeAred to be independent of current density. Both forward
and reverse biased emitters were affected. Furthermore,_ die level probings dis-
closed instances where the e-b junction of the metallized Q4 transistor of the
unused (fourth) gate was electrically degraded. No sign of damage was found during
microscopic examinations' of defective transistors after delidding, after glassiva
tion removal, or after metallization removal. After removal of the thermal oxide
(using HF acid), the defective emitters always appeared darkened. Sirtl etching
of the exposed silicon disclosed that the n+ emitter diffusions had deteriorated -
as shown in Figures D2 through D5. Figures D2 and D3 show electrically degraded
emitters and for comparison normal emitters after Sirtl etch. The n+ doped
emitter material around the ohmic contact of the degraded emitters has been almost
completely etched away. This degree of etching indicates a change in the composition
of the emitter material, probably due to silicon dissolution andmetal penetration.
Figure D4 shows a degraded emitter in a device that failed after only 16 hours at an
^a	 ambient temperature of 513°K, and did not contain the degree of damage usually
obsereved. Note that in this instance the metal penetration occurred only in one
small site directly beneath the contact as indicated by the single deep etch pit.
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a) SLIGHT DEGRADATION
b) EXTREME DEGRADATION
FIGURE Dl. REVERSE I-V CHARACTERISTI'S OF DEGRADED
EMITTER-BASE JUNCTIONS
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a) NORMAL EMITTERS
t	 FIGURE D3. SEM PHOTOS OF EMITTER CONTACT
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FIGURE D4. SEM PHOTO OF DEGRADED
EMITTER WITH SINGLE POINT OF
PENETRATION - 5000X
FIGURE D5. SEM PHOTO OF UNBIASED
EMITTER - IOOOX
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4 transistors that con-Figure D5 shows the condition of one of the unconnected;	 9	 Q
tained a degraded emitter. The condition of all the emitters examined indicates
that the degradation was caused by metal penetrating the horizontal portion of the
shallow diffused junction directly beneath the contact as illustrated in Figure D6.
A similar problem had been observed during reliability studies of KA - band IMPATT
diodes [31, and was attributed to gold metallization penetration of the barrier
metal and subsequent degradation of the junction.
High magnification optical and SEM examinations of the 541_10 microcircuits
revealed discontinuities in the barrier metal, but none at contact windows. However,
close examinationsof failed transistors after removal of the barrier metal and the
thermal Si02 revealed gold alloy triangles in t)e silicon at the col-lector and base
ohmic contacts as shown in Figure W. The migration occurred along entire sides of
contact steps which suggests a barrier metal step coverage problem.
4.0 CONCLUSION
On the basis of the detailed analysis of a representative sample of devices,	 7
and failure symptoms, curve tracer tests, etc. of the remaining devices, it is
concluded that 45 devices failed due to degradation of one or more emitter-base
junction as a result of metal penetration. It is believed that gold migrated
through barrier metal defects at the emitter contacts and penetrated the shallow
`diffused emitter junctions.
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FIGURE D6. DIFFUSION PROFILE SHOWING
SUSPECTED PATH OF METAL PENETRATION
THROUGH THE EMITTER.
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FIGURE D7. PHOTOMICROGRAPH OF
GOLD ALLOY TRIANGLES IN Q4 AFTER
OXIDE REMOVAL - 780X
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